

CLAIMS

1. A method of fabricating a semiconductor device comprising:
providing a semiconductor heterostructure, said heterostructure comprising a relaxed $\text{Si}_{1-x}\text{Ge}_x$ layer on a substrate, a strained channel layer on said relaxed $\text{Si}_{1-x}\text{Ge}_x$ layer, and a $\text{Si}_{1-y}\text{Ge}_y$ layer;
removing said $\text{Si}_{1-y}\text{Ge}_y$ layer; and
providing a dielectric layer.
2. The method of claim 1, wherein said $\text{Si}_{1-y}\text{Ge}_y$ layer is removed by a selective technique.
3. The method of claim 2, wherein said selective technique is wet oxidation below 750°C .
4. The method of claim 2, wherein said selective technique is a wet or dry chemical etch.
5. The method of claim 1, wherein said dielectric layer comprises a gate dielectric of a MISFET.
6. The method of claim 5, wherein the gate dielectric comprises an oxide.
7. The method of claim 5, wherein the gate dielectric is deposited.
8. The method of claim 5, wherein the MISFET comprises a surface channel device.

1 9. The method of claim 5, wherein the MISFET comprises a buried channel device.

1 10. The method of claim 1, wherein the strained channel layer comprises Si.

1 11. The method of claim 1, wherein x is approximately equal to y.

1 12. The method of claim 11 further comprising a sacrificial Si layer on said sacrificial
2 Si_{1-y}Ge_y layer.

1 13. The method of claim 1, wherein y > x.

1 14. The method of claim 13 further comprising a sacrificial Si layer on said sacrificial
2 Si_{1-y}Ge_y layer.

1 15. The method of claim 14, wherein the thickness of the sacrificial Si layer is greater
2 than the critical thickness.

1 16. The method of claim 1, wherein the substrate comprises Si.

1 17. The method of claim 1, wherein the substrate comprises Si with a layer of SiO₂.

1 18. The method of claim 1, wherein the substrate comprises a SiGe graded buffer layer
2 on Si.

1 19. The method of claim 1, wherein the semiconductor device comprises a MISFET.

1 20. A method of fabricating a semiconductor device comprising:
2 providing a semiconductor heterostructure, said heterostructure comprising a relaxed

3 $\text{Si}_{1-x}\text{Ge}_x$ layer on a substrate, a strained channel layer on said relaxed $\text{Si}_{1-x}\text{Ge}_x$ layer, and a $\text{Si}_{1-y}\text{Ge}_y$ layer;

5 removing said $\text{Si}_{1-y}\text{Ge}_y$ layer to expose said strained channel layer;

6 removing a portion of said strained channel layer to eliminate any residual Ge; and

7 providing a dielectric layer.

1 21. A method of fabricating a semiconductor device comprising:

2 providing a semiconductor heterostructure, said heterostructure comprising a relaxed

3 $\text{Si}_{1-x}\text{Ge}_x$ layer on a substrate, a strained channel layer on said relaxed $\text{Si}_{1-x}\text{Ge}_x$ layer, a $\text{Si}_{1-y}\text{Ge}_y$
4 spacer layer, and a $\text{Si}_{1-w}\text{Ge}_w$ layer;

5 removing said $\text{Si}_{1-w}\text{Ge}_w$ layer; and

6 providing a dielectric layer.

1 22. The method of claim 21, wherein said dielectric layer comprises the gate dielectric
2 of a MISFET.

1 23. The method of claim 22, wherein the gate dielectric comprises an oxide.

1 24. The method of claim 22, wherein the gate dielectric is deposited.

1 25. The method of claim 22, wherein the MISFET comprises a buried channel device.

1 26. The method of claim 21, wherein the strained channel comprises Si.

1 27. The method of claim 21, wherein w is approximately equal to y.

28. The method of claim 27 further comprising a sacrificial Si layer on said sacrificial $\text{Si}_{1-w}\text{Ge}_w$ layer.

29. The method of claim 21, wherein $w > y$.

30. The method of claim 29 further comprising a sacrificial Si layer on said sacrificial $\text{Si}_{1-w}\text{Ge}_w$ layer.

31. The method of claim 30, wherein the thickness of the sacrificial Si layer is greater than the critical thickness.

32. The method of claim 21, wherein the substrate comprises Si.

33. The method of claim 21, wherein the substrate comprises Si with a layer of SiO_2 .

34. The method of claim 21, wherein the substrate comprises a SiGe graded buffer layer on Si.

35. The method of claim 21, wherein the semiconductor device comprises a MISFET.

36. A method of fabricating a semiconductor device comprising:
providing a semiconductor heterostructure, said heterostructure comprising a relaxed $\text{Si}_{1-x}\text{Ge}_x$ layer on a substrate, a strained channel layer on said relaxed $\text{Si}_{1-x}\text{Ge}_x$ layer, a $\text{Si}_{1-y}\text{Ge}_y$ spacer layer, a Si layer, and a $\text{Si}_{1-w}\text{Ge}_w$ layer;
removing said $\text{Si}_{1-w}\text{Ge}_w$ layer to expose said Si layer; and

6 providing a dielectric layer.

1 37. A method of fabricating a semiconductor device comprising:

2 providing a semiconductor heterostructure, said heterostructure comprising a relaxed
3 $\text{Si}_{1-x}\text{Ge}_x$ layer on a substrate, a strained channel layer on said relaxed $\text{Si}_{1-x}\text{Ge}_x$ layer, a $\text{Si}_{1-y}\text{Ge}_y$
4 spacer layer, a Si layer, and a $\text{Si}_{1-w}\text{Ge}_w$ layer;

5 removing said $\text{Si}_{1-w}\text{Ge}_w$ layer to expose said Si layer; and

6 oxidizing said Si layer.

1 38. The method of claim 37, wherein the semiconductor device comprises a MOSFET.

1 39. The method of claim 37, wherein the semiconductor device comprises a buried
2 channel MOSFET.